Veda - VLSI Engineering&Design Automation

Industry Institute Partnership

Programs & Courses

Mission & Vision

Global Scenario

Home > Programs & Courses > MS in VLSI Full Time/Part Time > Course Contents MS(Full Time)

Syllabus for MS in VLSI Engineering (Full Time)

First Year - First Semester

VLSI 101	Advanced Digital Design
VLSI 102	Programming Languages
VLSI 103	Hardware design and simulation using Verilog
VLSI 104	VLSI Architecture for DSPs and DSP Programming
VLSI 105	Transferable Skills
VLSI 106	HLL Programming Lab
VLSI 107	SHELL and Scripting Languages Lab
VLSI 108	HDL - Verilog Lab
VLSI 109	Advanced Verilog Lab
VLSI 110	DSP and RISC Programming Lab

First Year - Second Semester

VLSI 201	Verification methodologies
VLSI 202	VLSI Synthesis, Test and Design for Testability
VLSI 203	VLSI Physical Design and SOCs
VLSI 204	Advanced System Design
VLSI 205	Interface Protocols and Controllers
VLSI 206	Transferable Skills Lab
VLSI 207	Verification Lab
VLSI 208	VLSI ASIC Synthesis & DFT Lab
VLSI 209	FPGA Synthesis Lab
VLSI 210	Physical Design and Verification Lab

Second Year - Third and Fourth Semesters - VLSI 301 Industry Live Project(s)/ On job project(s)

	Project work( half semester)
	Seminar on the project work
	Project work evaluation, Application of Transferable Skills to the project

	Project work( half semester)
	Seminar on the project work
	Project work evaluation, Application of Transferable Skills to the project

	Project work( half semester)
	Seminar on the project work
	Project work evaluation, Application of Transferable Skills to the project

	Project(s) dissertation and Viva at the end of 4th semester
	Project Seminar

Copyright © 2008 VEDA I IT, All Rights Reserved.